

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT

Cable Docking

TV_OUT
VGA
RJ-45
CIR/Pwr btn
SPDIF Out
Stereo MIC
Headphone Jack
USB Port
VOL Cntr

PG 31

VAULE DEFINE


A=0603,B=0805,C=1206,F=1%,
OTHER IS 0402
V=Y5V,U=Y5U,R=X5R,S=X6S,
X=X7R,G=COG,O=NPO

EXAMPLE

10R=10ohm(0402)
10A=10ohm(0603)
10B=10ohm(0805)
10C=10ohm(1206)
10F=10ohm(0402 and 1%)

EXAMPLE

0.1U/16V/R=0.1U/16V/X5R(0402)
0.47UA/10V/X=0.47U/10V/X7R(0603)
10UB/10V/U=10U/10V/Y5U(0805)




PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD21	INTA#,INTB#	RICOH832




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number BLOCK DIAGRAM	Rev C2A
Date: Friday, December 29, 2006	Sheet 1 of 40	




HT_RXCTL1/HT_RXCLK#1 MUST <1.5" FROM CPU PIN


TEST PU/PL MUST FOLLOW ERRATA 133 REVISION GUIDE FROM AMD NPT 0Ph CPU




ROUTE TRACES 80ohm DIFF IMPEDENCE 8/5/20 SPACING



If AMD SI is not used SID can be left, SIC 300ohm to VSS.




02



KEEP TRACE RESISTOR <0.6" FROM CPU AND TRACE TO AC CAP <1.25" CPUVID1 PU REQUIRED FOR COMPATIBILITY WITH FUTURE CPU


CPU THERMAL SENSOR & CONTROL



MBCLK/MBDATA NEED PU TO 3VPCU


HT LINK CONTROL LEVEL SHIFTER

MUST KEEP LOW DURING S3-S5 TO MEET HT IO LINK SPEC




FOLLOW AMD AND NVIDIA RECOMMEND 0904

OVER TEMP CONTROL




PLACE CLOSE CPU








CPU OR THERM IC THERMTRIP TO SHUTDOWN SYS FROM MCP67

CPU PROCHOT INPUT FROM THERMAL IC OR SODIMM SENSOR





NEED TO CONFIRM NVIDIA FOR THE USAGE CONNECTION TO SB






M_VREF : W = 20MIL AND SPACE = 20MIL









PROJECT : AT1
Quanta Computer Inc.


Size Custom	Document Number CPU (MEM_I/F)	Rev C2A
Date: Friday, December 29, 2006	Sheet 3 of 40	





MCP67D & MCP67M DIFFERENCE TABLE			
LOCATION	MCP67M (UMA)	MCP67D (DISCRETE)	
Ra Ca	124 1% 0.01UF	NC	NC
Rb Cb	124 1% 0.01UF	NC	NC
Rc Cc Re	1K 1% 0.01UF 22K	NC	NC
Rd Cd Rf Rg Rh	1K 1% 0.1UF 10K 10K 6.2K	NC	NC




MODIFY 0810 FOR MCP67M UMA ONLY



DB2 MODIFY 1024




FOR MCP67M UNUSSED HDMI ONLY



DACS

FLAT PANEL




FOR DVI IS NOT IMPLEMENTED DB2 MODIFY 1024





PROJECT : AT1
Quanta Computer Inc.


Size Custom	Document Number MCP67 (HT_I/F,DACS,VGA)	Rev C2A
Date: Friday, December 29, 2006	Sheet 6 of 40	




MCP67D & MCP67M DIFFERENCE TABLE			
LOCATION	MCP67M (UMA)	MCP67M (DISCRETE)	MCP67D (DISCRETE)
Ra	NC	0R	0R
Rb Rc	NC NC	22R 22R	22R 22R

NET NAME	MCP67D (DISCRETE)	MCP67M (GPU)
PE0_PRSENTX16	LOW	NC






PCI/LPC PULL-UP



CLOCK BYPASS



PROJECT : AT1
Quanta Computer Inc.


Size Custom	Document Number MCP67 (PCI,LPC,JTAG)	Rev C2A
Date: Friday, December 29, 2006	Sheet 8 of 40	

3V
3V_S5


[2,5,6,7,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,30,31,32,33,36,38]
[9,10,11,20,28,30,32,33,37]

CORE POWER CIRCUIT FOR SLEEP MODE MCP67M SUPPORT ONLY

MCP67M & MCP67D DIFFERENCE TABLE		
	MCP67M UMA	MCP67D DISCRETE
Ra	NC	STUFF
Rb	NC	STUFF
Rc	STUFF	NC
Rd	NC	NC
Re	STUFF	NC
Qa	STUFF	NC
Qb	STUFF	NC
Qc	STUFF	NC



PMU PULL-UP




CPU LEGACY PULL-UP




REMOVE FOR INTERNAL PULL-UP



SMB/I2C PULL-UP




HyperTransport Link 1.2 V_HT Power Valid




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number MCP67 (PG,SMB,PMU,GPIO,CLK)	Rev C2A
Date: Friday, December 29, 2006	Sheet 10 of 40	



SKU (BOARD ID)	AT1A (DISCRETE)	AT1A (UMA)	AT1B (UMA ONLY)	AT2A (DISCRETE)	AT2A (UMA)
Board ID	010	X00	X00	111	X01
ID0 STUFF	Rd1	Rd1	Rd1	Ru1	Ru1
ID1 STUFF	Ru2	Rd2	Rd2	Ru2	Rd2
ID2 STUFF	Rd3			Ru3	


Board ID :	0/1	0/1	0/1
DIFINE	RESERVE / RESERVE	UMA / DISCRETE	AT1 / AT2




MCP67 POWER PLANE/GND & BYPASS

11


4717mA
1.2V_VCORE




1533mA
1.2V_PEA




308mA
1.2V_PED




75mA
1.2V_SP_D




350mA
1.2V_SP_A




47mA
1.2V_HT_PLL




15mA
+3.3V_PLL




268mA
+1.2V_PLLPE




52mA
+1.2V_PLLPE_SS




30mA
+1.2V_PLLPE_SS




117mA
+1.2V_PLL SP_VDD




8mA
+1.2V_PLL SP_SS



91mA
+3.3V_PLL




70mA
+1.2V_RMGT



15mA
+3.3V_RMGT



127mA
+3.3V_USB_DUAL1




DB2 BOM MODIFY 1106
FOR LEAD-FREE

DB2 MODIFY 1024
FOR USED
MCP67M
UMA ONLY
NVIDIA
RECOMMEND


La STUFF
Lb EMPTY
FOR MCP6B

DB2 MODIFY 1024


1533mA
1.2V_PEA




308mA
1.2V_PED




75mA
1.2V_SP_D



350mA
1.2V_SP_A



47mA
1.2V_HT_PLL



15mA
+3.3V_PLL



268mA
+1.2V_PLLPE



52mA
+1.2V_PLLPE_SS




30mA
+1.2V_PLLPE_SS




117mA
+1.2V_PLL SP_VDD




8mA
+1.2V_PLL SP_SS




91mA
+3.3V_PLL




70mA
+1.2V_RMGT




15mA
+3.3V_RMGT



127mA
+3.3V_USB_DUAL1



1533mA
1.2V_PEA



308mA
1.2V_PED



75mA
1.2V_SP_D



350mA
1.2V_SP_A




47mA
1.2V_HT_PLL



15mA
+3.3V_PLL



268mA
+1.2V_PLLPE



52mA
+1.2V_PLLPE_SS



30mA
+1.2V_PLLPE_SS



117mA
+1.2V_PLL SP_VDD




8mA
+1.2V_PLL SP_SS



91mA
+3.3V_PLL




70mA
+1.2V_RMGT



15mA
+3.3V_RMGT



127mA
+3.3V_USB_DUAL1



MCP67
7 OF 7

WUSB_VREF
WUSB_CCA_STATUS
WUSB_SERIAL_DATA
WUSB_PHY_RESET#
WUSB_TX_EN
WUSB_RX_EN
WUSB_PHY_ACTIVE
WUSB_STOPC
WUSB_VDD

MCP67D-A2


ONLY FOR MCP67D (DISCRETE)	
MCP67 Signal Name	Component
+3VDAC	NC
+1.8V_IFP	NC
+3.3V_HDMI	NC
+3.3V_PLL_IFPP	NC
+3.3V_PLL	NC


TRACE WIDTH / SPACING :	
+1.2V_HT_PLL	25mil / 10mil
+3.3V_PLL	25mil / 10mil
+3VDAC	25mil / 10mil
+1.8V_IFP	25mil / 10mil
+3.3V_HDMI	25mil / 10mil
+3.3V_PLL_IFPP	25mil / 10mil
+1.2V_PEA	25mil / 10mil
+1.2V_PED	25mil / 10mil
+1.2V_PLLPE	25mil / 10mil
+1.2V_PLLPE_SS	25mil / 10mil
+1.2V_PLL SP_VDD	25mil / 10mil
+1.2V_PLL SP_SS	25mil / 10mil
+1.2V_RMGT	25mil / 10mil
+3.3V_RMGT	25mil / 10mil
+3.3V_PLL_MAC_DUAL	25mil / 10mil
+3.3V_USB_DUAL	25mil / 10mil
+1.2V_DUAL	25mil / 10mil
+3V_DUAL	25mil / 10mil
+1.2V_RBB	25mil / 10mil





PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number MCP67 (POWER,GND)	Rev C2A
Date: Friday, December 29, 2006	Sheet 11 of 40	















NB5/RD2/HW1

PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number NV_NB8M VRAM-1(GDDR2 BGA84)	Rev C2A
Date: Friday, December 29, 2006		Sheet 16 of 40



DB2 MODIFY 1101
IF NOT USED C PORT DDR2,
REMOVE ALL COMPONENTS











HYNIX-16Mx16 : AKD5JG-TW12 (HY5PS561621AFP-25_1.8V)
INFINEON-16Mx16 : AKD5JG-T*08 (HYB18T256161AFL25)
SAMSUNG-16Mx16 : AKD5JG-T514 (K4N56163QG-2C25_1.8V)







PROJECT : AT1
Quanta Computer Inc.


Size Custom	Document Number NV_NB8M VRAM-2(GDDR2 BGA84)	Rev C2A
Date: Friday, December 29, 2006	Sheet 17 of 40	

LCD CONNECTOR








TV_OUT




PROJECT : AT1
Quanta Computer Inc.










PCI ROUTING TABLE	IDSEL	INTERUPT
REQ0# / GNT0#	AD21	INTA#,INTB#

4 IN1 CARD READER XD,MMC/SD,MS/MSP




15.4" & 17" AND DISCRETE & UMA		
HOLE	STATUS	NUT
HOLEa	DISCRETE	NUT-VGA-MBAT8002
	15" & 17"	NC
HOLEb	DISCRETE	NUT-VGA-MBAT8002
	UMA 15"	NUT-VGA-MBAT8002
	UMA 17"	NC
HOLEc	15.4"	NUT-MINI-MBAT8004
HOLEd	17"	NUT-MINI-FBAT9035



SCREW HOLE



2ND SOURCE




* NOT INSTALL FOR 2ND SOURCE CO-LAYOUT USED




VDDIO is used in determining which HD Audio bus voltage is present on the system. When VDDIO is +1.5V, the device will use 1.5v signaling on the HDA interface pins; when VDDIO is +3.3v, the device will use 3.3v signaling on the HDA interface pins.


For associated Line Side Device portion of this design see Conexant RD02-D450 reference schematic




TO AUDIO/B CON.




EXTERNAL MIC SW




INTERNAL MIC SW



DOCK MIC DETECT



INTERNAL MIC



3AVDD [25]
3V [2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,22,26,27,28,29,30,31,32,33,36,38]
5V [13,18,19,22,25,26,27,28,29,31,32,33,36,38]
5VPCU [10,33,34,35,36,37,38]




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number HDA_CX20549-12.AUDIO_BOARD	Rev C2A
Date: Friday, December 29, 2006	Sheet 23	of 40


Revision History

REV	Description	Date
0	Initial Release	April 26, 2005
4		












PCSPK BEEP




CD-ROM




SATA 1 CONNECTOR




SATA 2 CONNECTOR





USB DIP CONNECTOR X 2







USB WIRE TO DC BOARD X 1



Mini PCI-E Card 1 WLAN




**Mini PCI-E Card 2
(WWAN/SIM)
FOR 15.4" ONLY (RESERVE)**





FINGER PRINT

NEW CARD





CAMERA



BLUETOOTH



TPM (1.2)




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number NEW CARD,CAMER,TPM,F/P,B/T	Rev C2A
Date: Friday, December 29, 2006	Sheet 28	of 40


FOR POWER ON AND INTERNAL SPK / MIC SW BOARD




2ND SOURCE




FOR 17" LED AND WIRLESS SW BOARD




FOR QLB SW BOARD




2ND SOURCE




STUFF FOR 15.4" LED USED



**FOR 15.4" LCD :
STUFF LEDa, Ra**




STUFF FOR 15.4" CAPS LOCK LED



FOR CARD Reader LED







STUFF FOR 15.4" LED







FOR LED DRIVEING ISSUE

STUFF	Rc,Qa,Qb,LEDc
NC	Rd






FAN CONNECTOR





IF USED KB3926 : Ra leave NC

MODIFY GPIO47 FOR NEW DEFINE 0905 *CHECK



MODIFY REMOVE FOR STRAP OPTION 0904



PR_INSERT# R287 *0R PR_INSERT#_2
R299 *0R SLPBTN#_2
RESERVE FOR GPIO46 NEW DEFINE 0905 *CHECK

3V	[2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,31,32,33,36,38]
3V_S5	[8,9,10,11,20,28,32,33,37]
3VPCU	[9,14,18,28,29,31,33,34,35]
5VSUS	[18,26,28,31,32,33,37]




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number KB3920,SPI_ROM	Rev C2A
Date: Friday, December 29, 2006	Sheet 30 of 40	





EC - KB3926

CABLE DOCK




DISCHARGE

SI POWER MODIFY




C:For 1.8V power sequence.



LAN_POWER (WOL FUNCTION)

POWER STATES	AC MODE	DC MODE
S4 / S5	OFF	OFF
S3	ON	OFF
S0	ON	ON

CPU_CORE	[4,38]
1.2V_S5	[10,11,35]
1.5V	[27,28,31,36]
1.8V	[11,13,15,16,17,37]
1.8VSUS	[2,3,4,5,6,36,37]
2.5V	[2,13,36]
LANVCC	[20,33]
3V	[2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,30,31,33,36,38]
3VSUS	[27,28,29,33]
3V_S5	[8,9,10,11,20,28,30,33,37]
5V	[13,18,19,22,23,25,26,27,28,29,31,33,36,38]
5VSUS	[18,26,28,30,31,33,37]
+12V_ALW	[10,18,33]
VIN	[18,31,33,34,35,36,37,38]



DC/DC 3VPCU/ 5VPCU/ +12V_ALW

33

5 Volt +/- 5%

5VPCU
C/C:8A
P/C:10A

$V_{out}=0.7(Ra+Rb)/Rb$
Rb around 49.9k

$I_{lim} * MOSFET(RDSON) = V_{ILIM}(mV) / 10$
 $V_{ILIM}(mV) = 5uA * R_{ILIM}$

TOPN: OUT1/OUT2
GND=400KHz/500KHz
REF = 400KHz/300KHz
VCC5=200KHz/300KHz

Place these CAPs
close to FETs

3.3 Volt +/- 5%
3VPCU
C/C:8A
P/C:10A

1A S0-S5
1.6A S0-S3


+12V_ALW [10,18,32]
LANVCC [20,32]
3V [2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,30,31,32,36,38]
3VSUS [27,28,29,32]
3V_S5 [8,9,10,11,20,28,30,32,37]
3VPCU [9,14,18,28,29,30,31,34,35]
5V [13,18,19,22,23,25,26,27,28,29,31,32,36,38]
5VSUS [18,26,28,30,31,32,37]
5VPCU [10,23,34,35,36,37,38]
VIN [18,31,32,34,35,36,37,38]

PROJECT : AT1 Quanta Computer Inc.		
Size Custom	Document Number ISL6236 (5VPCU,3VPCU)	Rev C2A
Date: Friday, December 29, 2006	Sheet 33	of 40

Adapter
19V/3.4A/65W
19V/4.75A/90W

Battery 6/8/12cell
MAX8724


34



MAX1992


S0-S1

1.2V
C/C:6A
P/C:8A
OCP minimum 10A




$$V_{out} = 0.7V(1 + R_a/R_b)$$

$$V_{cs} = I_L(A) * L_{DCR}(m\Omega) = V_{ILIM}(mV) / 10$$




1.2V_VCORE	[11,35]
1.2V	[10,11,12,13,15]
1.5V	[27,28,31,32]
1.8VSUS	[2,3,4,5,6,32,37]
2.5V	[2,13,32]
3V	[2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,30,31,32,33,38]
5V	[13,18,19,22,23,25,26,27,28,29,31,32,33,38]
5VPCU	[10,23,33,34,35,37,38]
VIN	[18,31,32,33,34,35,37,38]



PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number MAX1992 (1.2V), 1.5V, 2.5V	Rev C2A
Date: Friday, December 29, 2006	Sheet 36 of 40	



TON=200K Ohm/ 300K Hz

